

Figure 1 Detector Signal Processor
December 3, 2012

2. SELECTABLE GAIN CIRCUIT

The optimum location for the Selectable Gain circuit is after the preamplifier, as shown in Figure 1. This will maximize the signal level before the A/D board located on different electronic boxes. With the higher signal, the susceptibility to pickup will be greatly reduced. Figure 2 shows the Selectable Gain circuit. The 1:4 decoder will select one of the four gain settings according to the two gain address bits (A1 and A2).

The gain will be one, when S1 is on. The gain will be $+(1+R_6/R_7)$, when S2 is on. Similar for S3 and S4, the gain will be set by the corresponding pair of resistors (R_F, R_G). The gain is $A_v=+(1+R_F/R_G)$. All gain settings will be non-inverting and equal to one or higher.

Since the switches (S1..S4) are connected to high impedance nodes of the opamp (U3), and inside the high gain feedback loop as shown in Figure 2, the signal distortion due to the variation of the switch's r_{on} will be negligible.

Due to the switch's capacitance on the summing node, the noise gain will be increased as shown in Figure 3. The noise will increase linearly starting at corner frequency of $f_2=1/\{2\pi R_G C_G\}$. For a typical quad switch, total capacitance at summing junction is 62 pF. And taken the worst case when $R_G = 200$ ohm, the noise gain will increase starting at 12.8 MHz, as shown in Figure 3b. The high frequency noise gain can be reduced by adding a feedback capacitor, C_F , as shown in Figure 2. The capacitance C_F will act as 1st order low pass filter with the bandwidth of $f_1=1/\{2\pi R_F C_F\}$. Also, C_F will serve to stabilize the opamp from oscillating due to added capacitance C_G . However, the bandwidth of low pass filter f_1 must be set higher than required bandwidth for the system. A graph of gain vs frequency, showing the effect of C_G and C_F is shown on Figure 3.

Since, the summing junction of opamp (U3) is very sensitive to any capacitance coupling. A special precaution must be taken during board layout to reduce the length and location of this track. And the added gain switches will increase complexity of the printed circuit board.

As a conclusion, with proper precaution taken as mentioned above, this Gain Selection circuit will operate satisfactorily if system bandwidth requirement is less than 1 MHz.




Figure 2 Gain Select Circuit




Figure 3 Noise Gain, Frequency Response - Gain Circuit

3. SELECTABLE FREQUENCY CIRCUIT

The Selectable Frequency circuit is best placed after the instrumentation amplifier and before the A/D converter, as shown in Figure 1. The low pass filter will remove any unwanted pickup and noise above the bandwidth of the system requirement before going into A/D converter. Due to scan readout rate can change from 2 KHz to 400 KHz. The frequency bandwidth should change proportionally to reduce the unnecessary bandwidth which in turns, reduces the total noise level to Analog to Digital converter.

Figure 4 shows the Selectable Frequency circuit. The frequency bandwidth is selected by two address bits (A3 and A4). The one out four decoder will select one of the four bandwidth circuits.

It is much better to have four different independent bandwidth circuits, one for each bandwidth. Because a solid state switch has a finite resistor value and changes with voltage level and temperature, it will be difficult to control the frequency bandwidth and roll-off characteristic accuracy.

The frequency bandwidth for each low pass filter is set by two capacitors and two resistors (R_1 , R_2 , C_1 , and C_2). The low frequency cutoff (f_{-3db}) for a Bessel filter is as follows:

$$f_{-3db} = 1/[(1.277*2\pi)*(R_1R_2C_1C_2)]$$

The solid-state switches (S1 ... S4) have no effect on the Bessel filter because it is not in the filter circuit. There will be no distortion or gain changes due to changes in r_{on} because the signal is buffered with a high impedance amplifier, U7.




Figure 4 Bandwidth Select Circuit